Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 04:19:56 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
595db0d7b963f8ce11321efeb87767bc9ee2fc4a
yosys/passes
T
History
Clifford Wolf 83c743f717 Added support for const cell inputs in techmap
2013-04-27 18:30:29 +02:00
..
abc
Fixed abc eeror handling
2013-03-18 07:31:59 +01:00
dfflibmap
Added yosys-svgviewer to build system and renamed filterlib to yosys-filterlib
2013-03-27 10:51:15 +01:00
extract
Split extract -attr into extract -cell_attr and -wire_attr
2013-03-08 08:19:24 +01:00
fsm
fsm_export: optionally use binary state encoding as state names instead of
2013-04-05 15:34:40 +02:00
hierarchy
Fixed hierarchy pass for hierarchies of parametric modules
2013-04-26 13:28:15 +02:00
memory
Added -nomap option to memory pass
2013-03-21 09:11:06 +01:00
opt
Fixed a bug in opt_const when optimizing 1-bit compares with constants
2013-04-13 21:18:24 +02:00
proc
Added nosync attribute and some async reset related fixes
2013-03-25 17:13:14 +01:00
scc
fixed typos
2013-03-18 07:28:31 +01:00
submod
Added "submod -name ..." support
2013-04-15 11:58:24 +02:00
techmap
Added support for const cell inputs in techmap
2013-04-27 18:30:29 +02:00
Powered by Gitea Version: 1.27.2 Page: 1433ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API