mirror of https://github.com/YosysHQ/yosys.git
64 lines
2.2 KiB
Plaintext
64 lines
2.2 KiB
Plaintext
design -reset
|
|
read_verilog <<EOT
|
|
module top(input a, input b, output y);
|
|
assign y = a | b;
|
|
endmodule
|
|
EOT
|
|
hierarchy -check -top top
|
|
proc; opt -fast
|
|
logger -expect log "ABC: .*i/o = +2/ +1" 2
|
|
logger -expect log "ABC: Warning: The network is combinational\." 1
|
|
logger -expect log "ABC: Networks are equivalent\." 1
|
|
logger -expect warning "Wire top\.\$lit[0-9]+ is used but has no driver\." 1
|
|
logger -expect error "Found 1 problems in 'check -assert'" 1
|
|
abc_new -script "+&scorr;&sweep;&dc2;&dch,-f;&nf,{D}" -liberty ../../examples/cmos/cmos_cells.lib
|
|
check -assert
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module top(input a, input b, output y);
|
|
assign y = ~(a & b);
|
|
endmodule
|
|
EOT
|
|
hierarchy -check -top top
|
|
proc; opt -fast
|
|
logger -expect log "ABC: .*i/o = +2/ +1" 2
|
|
logger -expect log "ABC: Warning: The network is combinational\." 1
|
|
logger -expect log "ABC: Networks are equivalent\." 1
|
|
logger -expect warning "Wire top\.\$lit[0-9]+ is used but has no driver\." 1
|
|
logger -expect error "Found 1 problems in 'check -assert'" 1
|
|
abc_new -script "+&scorr;&sweep;&dc2;&dch,-f;&nf,{D}" -liberty ../../examples/cmos/cmos_cells.lib
|
|
check -assert
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module top(input a, input b, output y);
|
|
assign y = a ^ b;
|
|
endmodule
|
|
EOT
|
|
hierarchy -check -top top
|
|
proc; opt -fast
|
|
logger -expect log "ABC: .*i/o = +2/ +1" 2
|
|
logger -expect log "ABC: Warning: The network is combinational\." 1
|
|
logger -expect log "ABC: Networks are equivalent\." 1
|
|
logger -expect warning "Wire top\.\$lit[0-9]+ is used but has no driver\." 1
|
|
logger -expect error "Found 1 problems in 'check -assert'" 1
|
|
abc_new -script "+&scorr;&sweep;&dc2;&dch,-f;&nf,{D}" -liberty ../../examples/cmos/cmos_cells.lib
|
|
check -assert
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module top(input a, input b, input c, input d, output y);
|
|
assign y = (a & b) | (c & d);
|
|
endmodule
|
|
EOT
|
|
hierarchy -check -top top
|
|
proc; opt -fast
|
|
logger -expect log "ABC: .*i/o = +4/ +1" 2
|
|
logger -expect log "ABC: Warning: The network is combinational\." 1
|
|
logger -expect log "ABC: Networks are equivalent\." 1
|
|
logger -expect warning "Wire top\.\$lit[0-9]+ is used but has no driver\." 1
|
|
logger -expect error "Found 1 problems in 'check -assert'" 1
|
|
abc_new -script "+&scorr;&sweep;&dc2;&dch,-f;&nf,{D}" -liberty ../../examples/cmos/cmos_cells.lib
|
|
check -assert
|