Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 18:13:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
554d8caef7e42e074f825d648adf3c7fd1a32f5d
yosys/techlibs/quicklogic
T
History
Martin Povišer e19833f8c7 synth_quiclogic: Fix conditioning of bram passes
2023-12-04 15:52:02 +01:00
..
common
synth_quicklogic: rearrange files to prepare for adding more architectures
2023-12-04 15:52:02 +01:00
pp3
synth_quicklogic: rearrange files to prepare for adding more architectures
2023-12-04 15:52:02 +01:00
qlf_k6n10f
ql_k6n10f: Remove support for parameter-configured DSP variety
2023-12-04 15:52:02 +01:00
.gitignore
add dsp inference
2023-12-04 15:52:02 +01:00
Makefile.inc
merge brams_final_map.v into brams_map.v
2023-12-04 15:52:02 +01:00
ql_bram_merge.cc
add dsp inference
2023-12-04 15:52:02 +01:00
ql_bram_types.cc
add dsp inference
2023-12-04 15:52:02 +01:00
ql_dsp_io_regs.cc
ql_dsp_*: Clean up
2023-12-04 15:52:02 +01:00
ql_dsp_macc.cc
ql_dsp_macc: Tune DSP inference code
2023-12-04 15:52:02 +01:00
ql_dsp_macc.pmg
ql_dsp_macc: Tune DSP inference code
2023-12-04 15:52:02 +01:00
ql_dsp_simd.cc
ql_dsp_*: Clean up
2023-12-04 15:52:02 +01:00
synth_quicklogic.cc
synth_quiclogic: Fix conditioning of bram passes
2023-12-04 15:52:02 +01:00
Powered by Gitea Version: 1.27.2 Page: 46ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API