mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-04 19:31:00 +02:00
Tiny nit, but the description of `RTLIL::Wire` was using MSB and LSB to refer to the least and most significant *bits* of a wire and not Bytes, which should be referred to using LSb and MSb instead