yosys/tests/techmap/recursive_map.v at 53bda9de542e2e39763520e7291f26f85e57b67b - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 01:48:17 +02:00

Files

T

Eddie Hung fce8dc7db2 Add test

2019-08-20 20:05:16 -07:00

5 lines

66 B

Verilog

Raw Blame History

 module sub;
     sub _TECHMAP_REPLACE_ ();
     bar f0();
 endmodule