This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-02 02:57:40 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
4fd1a4c12b8a57454bc6e7f3b7bba6a7aeade96c
yosys
/
tests
/
techmap
T
History
Clifford Wolf
4fd1a4c12b
Use "verilog -noattr" in tests/techmap/mem_simple_4x1 test (for old iverilog)
2014-03-11 11:39:30 +01:00
..
.gitignore
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
mem_simple_4x1_cells.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
mem_simple_4x1_map.v
Use private namespace in mem_simple_4x1_map
2014-02-21 12:14:38 +01:00
mem_simple_4x1_runtest.sh
Use "verilog -noattr" in tests/techmap/mem_simple_4x1 test (for old iverilog)
2014-03-11 11:39:30 +01:00
mem_simple_4x1_tb.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
mem_simple_4x1_uut.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
run-test.sh
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
