luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/liberty/bundledef.lib.verilogsim.ok

3 lines
25 B
Plaintext
Raw Blame History

module inv ();
endmodule
Reference in New Issue View Git Blame Copy Permalink