yosys/tests/csa_tree/sub_mixed.v

7 lines
100 B
Verilog

module sub_mixed(
input [7:0] a, b, c, d,
output [7:0] y
);
assign y = a + b - c + d;
endmodule