Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 04:19:56 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
4ce329aefd34c53ab2b96cd79540c3e528661037
yosys/frontends
T
History
Miodrag Milanovic 50e7221077 Add upto and offset to JSON ports
2019-06-21 19:47:25 +02:00
..
aiger
Fix spacing from spaces to tabs
2019-06-07 15:44:57 -07:00
ast
Add "read_verilog -pwires" feature, closes #1106
2019-06-19 14:38:50 +02:00
blif
Add missing "[options]" to read_blif help
2019-02-08 12:41:39 -08:00
ilang
Make the generated *.tab.hh include all the headers needed to define the union.
2019-05-14 21:07:26 -07:00
json
Add upto and offset to JSON ports
2019-06-21 19:47:25 +02:00
liberty
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
verific
Only support Symbiotic EDA flavored Verific
2019-06-02 10:14:50 +02:00
verilog
Merge pull request #1119 from YosysHQ/eddie/fix1118
2019-06-21 10:13:13 +02:00
Powered by Gitea Version: 1.27.2 Page: 2445ms Template: 18ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API