Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 03:13:21 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
4b67f3757fa3128e0807f7a2f774c167f6433779
yosys/backends
T
History
Amiot Noe c7580eb18e cxxrtl: Prevent wires with input or output ports from being aliased
2024-05-24 23:26:16 +01:00
..
aiger
write_aiger: Include $assert and $assume cells in -ywmap output
2024-03-04 16:53:03 +01:00
blif
Ignore $scopeinfo in write_blif
2024-02-06 17:51:29 +01:00
btor
tests: use /usr/bin/env for bash.
2023-08-12 11:59:39 +10:00
cxxrtl
cxxrtl: Prevent wires with input or output ports from being aliased
2024-05-24 23:26:16 +01:00
edif
Ignore $scopeinfo in write_edif
2024-02-06 17:51:29 +01:00
firrtl
Ignore $scopeinfo in write_firrtl
2024-02-06 17:51:29 +01:00
intersynth
Intersynth URL
2021-06-09 12:42:52 +02:00
jny
chore: fix master branch refs
2024-03-24 00:41:54 -04:00
json
Ignore $scopeinfo in write_json
2024-02-06 17:51:29 +01:00
rtlil
backends/rtlil: Do not shorten a value with z bits to 'x
2023-01-29 14:02:25 +01:00
simplec
tests: use /usr/bin/env for bash.
2023-08-12 11:59:39 +10:00
smt2
smtbmc: Improvements for --incremental and .yw fixes
2024-05-07 17:57:37 +02:00
smv
Ignore $scopeinfo in write_smv
2024-02-06 17:51:29 +01:00
spice
Ignore $scopeinfo in write_spice
2024-02-06 17:51:29 +01:00
table
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
verilog
write_verilog: don't assign to a reg.
2024-04-03 13:06:45 +02:00
Powered by Gitea Version: 1.27.2 Page: 552ms Template: 16ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API