yosys/passes/sat/example.ys

4 lines
66 B
Plaintext

read_verilog example.v
techmap; opt
sat_solve -show a -set y 1'b1