mirror of https://github.com/YosysHQ/yosys.git
ast: avoid intermediate wires/assigns when lowering to AST_MEMINIT |
||
|---|---|---|
| .. | ||
| aiger | ||
| ast | ||
| blif | ||
| ilang | ||
| json | ||
| liberty | ||
| rpc | ||
| verific | ||
| verilog | ||
ast: avoid intermediate wires/assigns when lowering to AST_MEMINIT |
||
|---|---|---|
| .. | ||
| aiger | ||
| ast | ||
| blif | ||
| ilang | ||
| json | ||
| liberty | ||
| rpc | ||
| verific | ||
| verilog | ||