This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-10-06 18:13:40 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
4585d60b8aae42c4cedf43a22d649e4d7fe823ff
yosys
/
techlibs
/
common
T
History
Martin Povišer
f7d4a855c6
techlibs: Add
cmp2softlogic.v
to common
2023-11-13 10:42:12 +01:00
..
.gitignore
…
abc9_map.v
…
abc9_model.v
…
abc9_unmap.v
…
adff2dff.v
…
cellhelp.py
…
cells.lib
…
cmp2lcu.v
…
cmp2lut.v
…
cmp2softlogic.v
techlibs: Add
cmp2softlogic.v
to common
2023-11-13 10:42:12 +01:00
dff2ff.v
…
gate2lut.v
…
gen_fine_ffs.py
…
Makefile.inc
techlibs: Add
cmp2softlogic.v
to common
2023-11-13 10:42:12 +01:00
mul2dsp.v
…
pmux2mux.v
…
prep.cc
Run
future
as part of
prep
2023-09-13 11:32:36 +02:00
simcells.v
…
simlib.v
Support import of $future_ff
2023-09-13 11:32:36 +02:00
smtmap.v
…
synth.cc
mult -> booth in synth.cc, to turn on use synth -booth
2023-09-08 16:44:59 -07:00
techmap.v
Add bitwise
$bweqx
and
$bwmux
cells
2022-11-30 18:24:35 +01:00
