whitequark deff6a9546 Merge pull request #2501 from zachjs/genrtlil-tern-sign ... genrtlil: fix mux2rtlil generated wire signedness		2020-12-23 23:15:56 +00:00
..
aiger	…
ast	Merge pull request #2501 from zachjs/genrtlil-tern-sign	2020-12-23 23:15:56 +00:00
blif	…
json	…
liberty	…
rpc	…
rtlil	rtlil: remove dotted identifiers.	2020-11-25 16:47:20 +00:00
verific	Bump required Verific version	2020-12-02 15:18:04 +01:00
verilog	Fix SYNTHESIS always being defined in Verilog frontend	2020-12-01 01:37:19 +00:00