This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-07 20:36:44 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
4343c791cb21491bb758fd3955e4b0580cc1b004
yosys
/
tests
/
sim
T
History
N. Engelhardt
2de9f00368
Merge pull request
#4620
from RCoeurjoly/fix-vcd-parsing-ghdl-var-spacing
2024-11-06 16:29:07 +01:00
..
tb
…
.gitignore
…
adff.v
…
adffe.v
…
adlatch.v
…
aldff.v
…
aldffe.v
…
assume_x_first_step.ys
Assume x values for missing signal data in FST
2024-10-02 12:08:48 +02:00
dff.v
…
dffe.v
…
dffsr.v
…
dlatch.v
…
dlatchsr.v
…
run-test.sh
Replace GNU specific invocation of basename(1) with the equivalent
2022-10-23 11:02:18 +13:00
sdff.v
…
sdffce.v
…
sdffe.v
…
sim_adff.ys
…
sim_adffe.ys
…
sim_adlatch.ys
…
sim_aldff.ys
…
sim_aldffe.ys
…
sim_dff.ys
…
sim_dffe.ys
…
sim_dffsr.ys
…
sim_dlatch.ys
…
sim_dlatchsr.ys
…
sim_sdff.ys
…
sim_sdffce.ys
…
sim_sdffe.ys
…
simple_assign.v
Assume x values for missing signal data in FST
2024-10-02 12:08:48 +02:00
simple_assign.vcd
Assume x values for missing signal data in FST
2024-10-02 12:08:48 +02:00
var_reference_with_whitespace.vcd
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
var_reference_without_whitespace.vcd
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
vcd_var_reference_whitespace.ys
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
vector_assign.il
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
