Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 03:13:21 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
41b41fefb38900e12e709137a35565cceb0bf02b
yosys/frontends
T
History
Emil J. Tywoniak ad7a776d73 genrtlil: even faster removeSignalFromCaseTree
2026-03-18 23:33:35 +01:00
..
aiger
yosys: use newcelltypes for yosys_celltypes users
2026-03-04 12:39:44 +01:00
aiger2
Enable xaiger2 pass when not in NDEBUG
2025-11-21 14:23:32 -08:00
ast
genrtlil: even faster removeSignalFromCaseTree
2026-03-18 23:33:35 +01:00
blif
blifparse: add bounds check
2026-02-11 12:16:02 +01:00
json
Support param. default values in JSON FE and SV BE
2026-02-11 08:10:55 -08:00
liberty
read_liberty: support loopy retention cells
2025-11-20 13:21:32 +01:00
rpc
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
rtlil
Work around std::reverse miscompilation with empty range
2026-03-06 02:03:21 +00:00
verific
Guard vhdl_file::UNDEFINED behind VERIFIC_VHDL_SUPPORT.
2026-02-02 15:26:03 -08:00
verilog
support automatic lifetime qualifier on procedural variables
2026-02-27 20:42:52 +03:00
Powered by Gitea Version: 1.27.2 Page: 504ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API