yosys/techlibs/common at 404b46674b3bfec73ecac484bbf56354fd66f2c8 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 02:27:34 +02:00

Files

T

History

Clifford Wolf 404b46674b Fixed techmap of $reduce_xnor with multi-bit outputs

2013-11-07 00:58:06 +01:00

..

blackbox.sed

Moved common techlib files to techlibs/common

2013-09-15 11:52:57 +02:00

Makefile.inc

Moved common techlib files to techlibs/common

2013-09-15 11:52:57 +02:00

simlib.v

Added $sr, $dffsr and $dlatch cell types

2013-10-18 11:56:16 +02:00

stdcells_sim.v

Added $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_[PN]_

2013-10-18 12:13:34 +02:00

stdcells.v

Fixed techmap of $reduce_xnor with multi-bit outputs

2013-11-07 00:58:06 +01:00