Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 19:19:48 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
3f7af10edae8d4a5b633b984a4b30bac33cd540f
yosys/techlibs/quicklogic
T
History
Robert O'Callahan 1e5f920dbd Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
..
common
…
pp3
…
qlf_k6n10f
Drop timestamp in generate_bram_types_sim.py
2024-10-30 08:47:18 +01:00
.gitignore
…
Makefile.inc
add ioff inference for qlf_k6n10f
2025-01-24 21:17:15 +01:00
ql_bram_merge.cc
Use fast path for 32-bit Const integer constructor in more places
2025-09-16 03:17:24 +00:00
ql_bram_types.cc
…
ql_dsp_io_regs.cc
…
ql_dsp_macc.cc
…
ql_dsp_macc.pmg
…
ql_dsp_simd.cc
Update techlibs to avoid bits()
2025-09-16 03:17:23 +00:00
ql_ioff.cc
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
synth_quicklogic.cc
Remove .c_str() from log_cmd_error() and log_file_error() parameters
2025-09-16 22:59:08 +00:00
Powered by Gitea Version: 1.27.2 Page: 5374ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API