This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-03 11:18:31 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
3db2ac4e0036d5ebdc0d81eb61ae0241a18f7c6f
yosys
/
techlibs
/
gowin
T
History
Clifford Wolf
3db2ac4e00
Added hex constant support to write_verilog
2016-11-03 12:13:23 +01:00
..
cells_map.v
Added initial version of "synth_gowin"
2016-11-01 11:31:13 +01:00
cells_sim.v
Added initial version of "synth_gowin"
2016-11-01 11:31:13 +01:00
Makefile.inc
Added initial version of "synth_gowin"
2016-11-01 11:31:13 +01:00
synth_gowin.cc
Added hex constant support to write_verilog
2016-11-03 12:13:23 +01:00
