Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
3d80e1663e028523a8990dea5f52c57ca5dd18e9
yosys/frontends/verilog
T
History
Emil J a78eb9e151 Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort
write_rtlil: don't sort
2025-09-22 11:14:39 +02:00
..
.gitignore
read_verilog, ast: use unified locations in errors and simplify dependencies
2025-08-11 13:34:10 +02:00
const2ast.cc
Remove .c_str() calls from parameters to log_file_warning()
2025-09-16 23:03:45 +00:00
Makefile.inc
verilog: fix build dependency graph
2025-08-11 13:34:10 +02:00
preproc.cc
Remove .c_str() from log_cmd_error() and log_file_error() parameters
2025-09-16 22:59:08 +00:00
preproc.h
preproc: formatting
2025-08-11 13:34:10 +02:00
verilog_error.cc
Use C++ stringf machinery in verilog_error
2025-09-12 06:21:56 +00:00
verilog_error.h
Use C++ stringf machinery in verilog_error
2025-09-12 06:21:56 +00:00
verilog_frontend.cc
Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort
2025-09-22 11:14:39 +02:00
verilog_frontend.h
const2ast: fix for consistency with previous diagnostics behavior
2025-08-11 13:34:10 +02:00
verilog_lexer.h
verilog_lexer: refactor
2025-08-11 13:34:10 +02:00
verilog_lexer.l
verilog: Bufnorm cell backend and frontend support
2025-09-17 14:01:09 +02:00
verilog_location.h
verilog: Fix missing sstream include
2025-08-21 08:26:20 +01:00
verilog_parser.y
verilog_parser: replace manual AST node allocation with typed midrule actions
2025-09-13 11:23:42 +08:00
Powered by Gitea Version: 1.27.2 Page: 1870ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API