mirror of https://github.com/YosysHQ/yosys.git
082adf8684
|
||
|---|---|---|
| .. | ||
| .gitignore | ||
| README.md | ||
| blackbox.ys.DISABLED | ||
| blackbox_empty.ys.DISABLED | ||
| blackbox_ql.ys.DISABLED | ||
| bounds.sv | ||
| bounds.vhd | ||
| bounds.ys.DISABLED | ||
| case.sv | ||
| case.ys | ||
| chformal.ys | ||
| clocking.ys | ||
| enum_values.sv | ||
| enum_values.ys | ||
| memory_semantics.ys.DISABLED | ||
| range_case.sv | ||
| range_case.ys | ||
| rom_case.ys.DISABLED | ||
| run-test.sh | ||
| setenv.flist | ||
| setenv.ys | ||
README.md
Verific Test Cases
Disabled
bounds: relies on using Verific's VHDL frontendmemory_semantics: relies on initial values being retained, which we do not wantrom_case: relies on using Verific's VHDL frontendblackbox*: we need different behavior for parametrized blackboxes