Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 11:29:42 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
3c4e974d7b05d69c620ed76b8a23b461bf99eee6
yosys/passes
T
History
Claire Wolf 0bd70e8222 Drive-by modernization in sat.cc
Signed-off-by: Claire Wolf <[email protected]>
2020-06-09 22:48:26 +02:00
..
cmds
Merge pull request #2085 from rswarbrick/select
2020-06-08 15:55:52 +02:00
equiv
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
fsm
fsm_extract: avoid calling log_signal to determine wire name
2020-06-08 03:49:58 +02:00
hierarchy
Merge pull request #2089 from rswarbrick/modports
2020-06-08 15:48:11 +02:00
memory
Add flooring division operator
2020-05-28 22:59:04 +02:00
opt
Do not optimize away FFs in "prep" and Verific fron-end
2020-06-09 15:54:14 +02:00
pmgen
xilinx: xilinx_dsp_cascade to check CREG for DSP48E1 only
2020-04-22 17:43:25 -07:00
proc
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
sat
Drive-by modernization in sat.cc
2020-06-09 22:48:26 +02:00
techmap
flatten: accept processes.
2020-06-09 09:56:23 +00:00
tests
Add flooring division operator
2020-05-28 22:59:04 +02:00
Powered by Gitea Version: 1.27.2 Page: 324ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API