mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-08 12:44:23 +02:00
12 lines
124 B
Verilog
12 lines
124 B
Verilog
module simple_if();
|
|
|
|
reg latch;
|
|
wire enable,din;
|
|
|
|
always @ (enable or din)
|
|
if (enable) begin
|
|
latch <= din;
|
|
end
|
|
|
|
endmodule
|