Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
3be7784d0e06f75d5e35eb356b726b559f647f13
yosys/passes
T
History
Eddie Hung 80dcc8a0d1 abc9: for sccs, create a new wire instead of using entirety of existing
2020-03-06 10:30:07 -08:00
..
cmds
Merge pull request #1705 from YosysHQ/logger_pass
2020-02-26 13:32:49 +01:00
equiv
xilinx: Add xilinx_dffopt pass (#1557)
2019-12-18 13:43:43 +01:00
fsm
fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.
2020-01-14 22:49:20 +01:00
hierarchy
Merge pull request #1519 from YosysHQ/eddie/submod_po
2020-03-03 08:19:06 -08:00
memory
Cleanup
2019-12-17 00:25:08 -08:00
opt
ystests: fix write_smt2_write_smt2_cyclic_dependency_fail
2020-02-28 12:33:55 -08:00
pmgen
Merge pull request #1657 from YosysHQ/dave/xilinx-dsp-multonly
2020-02-02 14:53:32 +00:00
proc
proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage
2019-11-21 20:46:41 +00:00
sat
Merge pull request #1638 from YosysHQ/eddie/fix1631
2020-02-05 19:31:18 +01:00
techmap
abc9: for sccs, create a new wire instead of using entirety of existing
2020-03-06 10:30:07 -08:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00
Powered by Gitea Version: 1.27.2 Page: 118ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API