Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 12:21:16 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
334dd7b80c465e1d93bc53c8ca0c027ba9d8e4e0
yosys/techlibs/intel_alm/common
T
History
Lofty 8cc9aa7fc6 intel_alm: drop quartus support
2024-05-03 11:32:33 +01:00
..
abc9_map.v
…
abc9_model.v
…
abc9_unmap.v
…
alm_map.v
…
alm_sim.v
intel_alm: drop quartus support
2024-05-03 11:32:33 +01:00
arith_alm_map.v
intel_alm: Fix illegal carry chains
2021-05-15 22:37:06 +01:00
bram_m10k_map.v
intel_alm: re-enable 8x40-bit M10K support
2023-05-29 06:42:03 +01:00
bram_m10k.txt
intel_alm: re-enable 8x40-bit M10K support
2023-05-29 06:42:03 +01:00
dff_map.v
…
dff_sim.v
intel_alm: drop quartus support
2024-05-03 11:32:33 +01:00
dsp_map.v
intel_alm: Add multiply signedness to cells
2020-08-26 22:50:16 +02:00
dsp_sim.v
intel_alm: preliminary Arria V support
2021-11-25 17:20:36 +01:00
lutram_mlab.txt
…
megafunction_bb.v
CycloneV: Add (passthrough) support for cyclonev_oscillator
2021-10-17 20:00:03 +02:00
mem_sim.v
intel_alm: drop quartus support
2024-05-03 11:32:33 +01:00
misc_sim.v
intel_alm: Add global buffer insertion
2021-05-15 22:37:06 +01:00
Powered by Gitea Version: 1.27.2 Page: 1554ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API