luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 09:58:22 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
334bfce4c4df994a8a0bdbf0f50b29df996e3cb0
yosys/techlibs/coolrunner2
T
History
Robert Ou 14e49fb057 coolrunner2: Add an ANDTERM/XOR between chained FFs 
In some cases (e.g. the low bits of counters) the design might end up
with a flip-flop whose input is directly driven by another flip-flop.
This isn't possible in the Coolrunner-II architecture, so add a single
AND term and XOR in this case.
2018-03-31 03:54:48 -07:00
..
cells_latch.v
coolrunner2: Initial mapping of latches
2017-06-25 23:58:28 -07:00
cells_sim.v
coolrunner2: Add INVERT parameter to some BUFGs
2017-08-14 12:13:33 -07:00
coolrunner2_sop.cc
coolrunner2: Add an ANDTERM/XOR between chained FFs
2018-03-31 03:54:48 -07:00
Makefile.inc
coolrunner2: Add extraction for TFFs
2018-03-31 02:54:26 -07:00
synth_coolrunner2.cc
coolrunner2: Split multi-bit nets
2018-03-31 02:56:11 -07:00
tff_extract.v
coolrunner2: Add extraction for TFFs
2018-03-31 02:54:26 -07:00
xc2_dff.lib
coolrunner2: Initial mapping of DFFs
2017-06-25 23:58:28 -07:00