Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 02:27:34 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
334bfce4c4df994a8a0bdbf0f50b29df996e3cb0
yosys/backends
T
History
Sergiusz Bazanski 1690dafde1 Fix protobuf build
2018-06-20 19:28:43 +01:00
..
aiger
Fix generation of multiple outputs for same AIG node in write_aiger
2017-07-05 14:23:54 +02:00
blif
Add "write_blif -inames -iattr"
2018-04-15 14:07:21 +02:00
btor
Add "no driver for signal bit" error msg to btor back-end
2017-12-24 17:30:36 +01:00
edif
Fix the fixed handling of x-bits in EDIF back-end
2017-07-11 17:45:29 +02:00
firrtl
…
ilang
Fixed gcc 7.2 "statement will never be executed" warning
2018-02-03 14:31:47 +01:00
intersynth
…
json
Add attributes and parameter support to JSON front-end
2017-07-10 13:17:38 +02:00
protobuf
Fix protobuf build
2018-06-20 19:28:43 +01:00
simplec
Add workaround for CBMC bug to SimpleC back-end
2017-05-17 21:07:54 +02:00
smt2
Add smtio.py support for parsing SMT2 (_ bvX n) syntax for BitVec constants
2018-04-04 18:12:27 +02:00
smv
Add $_ANDNOT_ and $_ORNOT_ gates
2017-05-17 09:08:29 +02:00
spice
…
table
Add write_table command
2017-07-05 12:13:53 +02:00
verilog
Add $dlatch support to write_verilog
2018-04-22 16:03:26 +02:00
Powered by Gitea Version: 1.27.2 Page: 2944ms Template: 510ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API