luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/backends/verilog
History
Jakub Janeczko 3349e9c8ea
bypass part width is 1 		2026-07-23 14:55:02 +02:00
..
CMakeLists.txt Migrate build system to CMake 2026-06-03 08:58:10 +00:00
verilog_backend.cc bypass part width is 1 2026-07-23 14:55:02 +02:00
verilog_backend.h verilog backend: runtime optimization for keyword pool 2026-05-29 17:53:31 +00:00