Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 01:53:53 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
32a0ce9d6809d073abcbf19fe3eaf7a0cf936963
yosys/frontends
T
History
Marcelina Kościelnicka 32a0ce9d68 blif: Use library cells' start_offset and upto for wideports.
Fixes #2729.
2021-05-08 15:50:03 +02:00
..
aiger
Provide an integer implementation of decimal_digits().
2021-02-01 11:23:44 -08:00
ast
ast: make design available to process_module()
2021-03-24 10:21:00 -04:00
blif
blif: Use library cells' start_offset and upto for wideports.
2021-05-08 15:50:03 +02:00
json
Remove duplicates from conns array in JSON front-end, fixes #2736
2021-04-26 16:32:12 +02:00
liberty
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
rpc
Fix argument handling in connect_rpc
2020-10-19 13:40:57 +02:00
rtlil
Add support for memory writes in processes.
2021-03-08 20:16:29 +01:00
verific
Update README
2021-03-04 16:43:30 +01:00
verilog
verilog: revise hot comment warnings
2021-03-30 09:21:18 -04:00
Powered by Gitea Version: 1.27.2 Page: 94ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API