This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-10-06 18:13:40 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
31f6c96b1fb0a3a6311a5aba404e96bbbe342dd9
yosys
/
techlibs
/
intel_alm
T
History
Marcelina Kościelnicka
aee439360b
Add force_downto and force_upto wire attributes.
...
Fixes
#2058
.
2020-05-19 01:42:40 +02:00
..
common
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
Makefile.inc
intel_alm: direct LUTRAM cell instantiation
2020-05-07 21:03:13 +02:00
synth_intel_alm.cc
synth_*: no need to explicitly read +/abc9_model.v
2020-05-14 10:33:56 -07:00
