Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-08 02:52:53 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
310fde197e14963cf591ccbefeef8b0ced1e1deb
yosys/passes
T
History
Clifford Wolf 794d22969d Added simplemap $lut support
2015-04-27 10:16:07 +02:00
..
abc
Added $_MUX4_, $_MUX8_, and $_MUX16_ cell types
2015-04-05 09:45:14 +02:00
cmds
Added "splice -wires"
2015-04-13 19:28:12 +02:00
equiv
Replaced ezDefaultSAT with ezSatPtr
2015-02-21 12:15:41 +01:00
fsm
Added onehot attribute
2015-02-04 18:52:54 +01:00
hierarchy
Added "dffinit", Support for initialized Xilinx DFF
2015-04-04 19:00:15 +02:00
memory
Fixed memory_share for unconditional write with part select to memory
2015-04-22 06:40:23 +02:00
opt
Improved handling of init values in opt_rmdff
2015-04-18 08:04:31 +02:00
proc
Minor fixes in handling of "init" attribute
2015-04-09 15:12:26 +02:00
sat
don't consider blackbox modules in "sat" command
2015-04-18 09:29:03 +02:00
techmap
Added simplemap $lut support
2015-04-27 10:16:07 +02:00
tests
Replaced ezDefaultSAT with ezSatPtr
2015-02-21 12:15:41 +01:00
Powered by Gitea Version: 1.27.2 Page: 58ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API