|
Makefile.inc
|
analogdevices: remove cells_xtra
|
2026-03-05 05:37:12 +00:00 |
|
abc9_model.v
|
analogdevices: fix MUXF78 name
|
2026-03-05 05:37:13 +00:00 |
|
arith_map.v
|
analogdevices: update timing model
|
2026-03-05 05:37:12 +00:00 |
|
brams.txt
|
analogdevices: Fixing up bram
|
2026-03-05 05:37:13 +00:00 |
|
brams_defs.vh
|
Create synth_analogdevices
|
2026-03-05 05:37:12 +00:00 |
|
brams_map.v
|
analogdevices: Fixing up bram
|
2026-03-05 05:37:13 +00:00 |
|
cells_map.v
|
analogdevices: fix SHREG name
|
2026-03-05 05:37:13 +00:00 |
|
cells_sim.v
|
analogdevices: update missed T40LP timings
|
2026-03-05 05:37:13 +00:00 |
|
dsp_map.v
|
analogdevices: DSP inference
|
2026-03-05 05:37:12 +00:00 |
|
ff_map.v
|
test suite
|
2026-03-05 05:37:12 +00:00 |
|
lut_map.v
|
analogdevices: use single tech param
|
2026-03-05 05:37:12 +00:00 |
|
lutrams.txt
|
analogdevices: double LUT RAM cost
|
2026-03-05 05:37:13 +00:00 |
|
lutrams_map.v
|
analogdevices: Add BRAM options
|
2026-03-05 05:37:13 +00:00 |
|
mux_map.v
|
analogdevices: fix SHIFTX name
|
2026-03-05 05:37:13 +00:00 |
|
retarget_map.v
|
analogdevices: user retargeting
|
2026-03-05 05:37:12 +00:00 |
52533b0d1c