mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 10:03:36 +02:00
6 lines
102 B
Verilog
6 lines
102 B
Verilog
module test (A, B, X, Y);
|
|
input [7:0] A, B;
|
|
output [7:0] X = A + B;
|
|
output [7:0] Y = A + A;
|
|
endmodule
|