yosys/tests/various/reg_wire_error.ys at 2c96ecc5f7d88cfd8dbddc3e5f45fb0a2a9bb6d3 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00

Files

T

Udi Finkelstein 80d9d15f1c reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files

2018-06-05 18:00:06 +03:00

2 lines

35 B

Plaintext

Raw Blame History

read_verilog -sv reg_wire_error.sv