This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-04 03:23:11 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
2c95dfcb5bbce7f5b19d36d8d5d1258f48aaedcf
yosys
/
passes
/
memory
T
History
Kaj Tuomi
df4ab169a7
Typo fix.
2016-09-08 10:57:16 +03:00
..
Makefile.inc
Added memory_memx pass, "memory -memx", and "prep -memx"
2016-08-19 19:48:26 +02:00
memory_bram.cc
Fixed handling of transparent bram rd ports on ROMs
2016-08-27 17:06:22 +02:00
memory_collect.cc
Optimize memory address port width in wreduce and memory_collect, not verilog front-end
2016-08-19 18:38:25 +02:00
memory_dff.cc
…
memory_map.cc
…
memory_memx.cc
Added memory_memx pass, "memory -memx", and "prep -memx"
2016-08-19 19:48:26 +02:00
memory_share.cc
Typo fix.
2016-09-08 10:57:16 +03:00
memory_unpack.cc
…
memory.cc
Added memory_memx pass, "memory -memx", and "prep -memx"
2016-08-19 19:48:26 +02:00
