yosys/techlibs at 2bdd8003d3a6e04d307d5201932e57bd1bb0217c - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 11:07:41 +02:00

Files

T

History

Eddie Hung 5248a902ef Merge pull request #1224 from YosysHQ/xilinx_fix_ff

xilinx: Fix missing cell name underscore in cells_map.v

2019-07-25 06:44:17 -07:00

..

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

gen_lut to return correctly sized LUT mask

2019-07-16 12:45:29 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

synth_ecp5: rename dram to lutram everywhere.

2019-07-16 20:45:12 +00:00

Merge branch 'master' of https://github.com/dh73/yosys_gowin into dh73-master

2019-04-22 09:09:27 +02:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

ice40: Fix test_dsp_model.sh

2019-07-19 17:33:57 +01:00

Merge pull request #1208 from ZirconiumX/intel_cleanups

2019-07-18 19:04:28 +01:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

xilinx: Fix missing cell name underscore in cells_map.v

2019-07-25 08:19:07 +01:00

.gitignore

added .gitignore files

2013-01-05 11:19:11 +01:00