luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/arch/analogdevices/bug3670.ys

4 lines
83 B
Plaintext
Raw Blame History

read_verilog bug3670.v
read_verilog -lib -specify +/analogdevices/cells_sim.v
abc9
Reference in New Issue View Git Blame Copy Permalink