Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 11:18:31 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
2abcd98527076bfe9a82a16205be74ca3e61c63f
yosys/techlibs
T
History
Robert Ou 2abcd98527 coolrunner2: Move LOC attributes onto the IO cells
2018-01-17 16:17:32 -08:00
..
achronix
Organizing Speedster file names
2017-11-08 20:23:55 -06:00
common
Fix minor typo in "prep" help message
2017-12-19 21:44:05 +01:00
coolrunner2
coolrunner2: Move LOC attributes onto the IO cells
2018-01-17 16:17:32 -08:00
easic
Add first draft of eASIC back-end
2017-09-29 17:53:43 +02:00
gowin
Indenting fixes in gowin sim cell lib
2016-11-08 18:54:00 +01:00
greenpak4
Added RESET_TO_MAX parameter to $__COUNT_ cell. Cannot yet be extracted.
2017-09-14 10:26:32 -07:00
ice40
Fix port names in SB_IO_OD
2017-12-10 15:33:38 +00:00
intel
Add "dffinit -highlow" and fix synth_intel
2018-01-09 18:42:19 +01:00
xilinx
Add techlibs/xilinx/lut2lut.v
2017-07-10 12:09:05 +02:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00
Powered by Gitea Version: 1.27.2 Page: 647ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API