Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 03:23:11 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
229825e1b8936bd346829cf0ec9cf1fb3a67fc19
yosys/backends
T
History
Clifford Wolf aa0ab975b9 Removed "techmap -share_map" (use "-map +/filename" instead)
2015-04-08 12:13:53 +02:00
..
blif
Added write_blif -attr
2015-03-02 23:47:45 +01:00
btor
Removed "techmap -share_map" (use "-map +/filename" instead)
2015-04-08 12:13:53 +02:00
edif
Added EDIF backend support for multi-bit cell ports
2015-02-01 15:43:35 +01:00
ilang
Shorter "dump" options
2015-01-31 23:52:36 +01:00
intersynth
namespace Yosys
2014-09-27 16:17:53 +02:00
json
Added "port_directions" to write_json output
2015-04-06 01:49:58 +02:00
smt2
Added $assume support to write_smt2
2015-02-26 19:02:55 +01:00
spice
Renamed extend() to extend_xx(), changed most users to extend_u0()
2014-12-24 09:51:17 +01:00
verilog
Added "init" attribute support to verilog backend
2015-04-04 18:06:52 +02:00
Powered by Gitea Version: 1.27.2 Page: 4555ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API