Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 02:57:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
20175afd298be717aa91a96c9d8654859cf2dd2d
yosys/techlibs/common
T
History
Clifford Wolf 0c91f890c9 Install simlib in datdir
2013-11-19 23:05:46 +01:00
..
blackbox.sed
Moved common techlib files to techlibs/common
2013-09-15 11:52:57 +02:00
Makefile.inc
Install simlib in datdir
2013-11-19 23:05:46 +01:00
simlib.v
Cleanups and bugfixes in response to new internal cell checker
2013-11-11 00:39:45 +01:00
stdcells_sim.v
Added $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_[PN]_
2013-10-18 12:13:34 +02:00
stdcells.v
Cleanups and bugfixes in response to new internal cell checker
2013-11-11 00:39:45 +01:00
Powered by Gitea Version: 1.27.2 Page: 285ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API