Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 04:19:56 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
20175afd298be717aa91a96c9d8654859cf2dd2d
yosys/frontends
T
History
Clifford Wolf 019b301541 Early wire/reg/parameter width calculation in ast/simplify
2013-11-24 19:40:23 +01:00
..
ast
Early wire/reg/parameter width calculation in ast/simplify
2013-11-24 19:40:23 +01:00
ilang
Added support for signed parameters in ilang
2013-11-24 17:37:27 +01:00
verilog
Improved handling of initialized registers
2013-11-23 16:26:59 +01:00
Powered by Gitea Version: 1.27.2 Page: 506ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API