luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 10:39:10 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
1eae6025e7dccc021dcd2a6d658dae40ab02ef9e
yosys/techlibs/intel_alm/cyclonev
T
History
gatecat 5dba138c87 intel_alm: Add IO buffer insertion 
Signed-off-by: gatecat <[email protected]>
2021-05-15 22:37:06 +01:00
..
cells_sim.v
intel_alm: Add IO buffer insertion
2021-05-15 22:37:06 +01:00