This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-05 11:35:20 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
1eae6025e7dccc021dcd2a6d658dae40ab02ef9e
yosys
/
backends
/
verilog
T
History
Marcelina Kościelnicka
64ba3c3842
backends/verilog: Try to preserve mem write port priorities.
2021-05-26 00:19:31 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
backends/verilog: Try to preserve mem write port priorities.
2021-05-26 00:19:31 +02:00