Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
1e42b4f0f9cc1d2f4097ea632a93be3473b0c2f7
yosys/passes
T
History
Jannis Harder 16f6386613 Merge pull request #4224 from povik/equiv_simple-fix
equiv_simple: Take FFs into account for driver map
2024-03-04 15:53:34 +01:00
..
cmds
Merge pull request #4216 from YosysHQ/show_href
2024-02-19 20:50:53 +01:00
equiv
equiv_simple: Take FFs into account for driver map
2024-02-21 12:05:52 +01:00
fsm
add option to fsm_detect to ignore self-resetting
2023-01-30 16:12:53 +01:00
hierarchy
hierarchy: Without a known top module, derive all deferred modules
2024-02-06 10:31:40 +01:00
memory
opt_mem, memory_*: Refuse to operate in presence of processes
2024-02-23 12:27:53 +01:00
opt
opt_mem, memory_*: Refuse to operate in presence of processes
2024-02-23 12:27:53 +01:00
pmgen
Address SigBit/SigSpec confusion issues under c++20
2024-02-08 17:48:36 +01:00
proc
Merge pull request #4218 from kivikakk/proc_rom-actionless-switch
2024-02-19 16:21:40 +01:00
sat
clk2fflogic: Fix handling of $check cells
2024-02-14 11:42:27 +01:00
techmap
Changes in libs, passes and tests Makefiles. LDLIBS -> LIBS. LDFLAGS -> LINKFLAGS. CXX is clang++ or g++, not clang and gcc
2024-02-25 17:23:56 +01:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
Powered by Gitea Version: 1.27.2 Page: 94ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API