This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-07 20:36:44 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
1d0ac659ad37af7fa3d32a95bf04c4ce0e009792
yosys
/
techlibs
T
History
Marcin Kościelnicki
666c6128a9
xilinx_dsp: Initial DSP48A/DSP48A1 support.
2019-12-22 20:51:14 +01:00
..
achronix
…
anlogic
…
common
…
coolrunner2
coolrunner2: remove spurious log_pop() call,
fixes
#1463
2019-11-23 06:21:40 +01:00
easic
…
ecp5
Revert "Optimise write_xaiger"
2019-12-20 12:05:45 -08:00
efinix
…
gowin
Use -match-init to not synth contradicting init values
2019-12-03 15:12:25 +01:00
greenpak4
…
ice40
Revert "Optimise write_xaiger"
2019-12-20 12:05:45 -08:00
intel
synth_intel: a10gx -> arria10gx
2019-12-10 13:48:10 +00:00
sf2
…
xilinx
xilinx_dsp: Initial DSP48A/DSP48A1 support.
2019-12-22 20:51:14 +01:00
.gitignore
…
