Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-07 02:23:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
1cdf058df476d413bbdd486541a9cd1da426dbbd
yosys/passes
T
History
Jannis Harder 7c409e2d5a Merge pull request #5285 from jix/abstract_initstates
abstract: Add -initstates option
2025-08-18 15:39:09 +02:00
..
cmds
Merge pull request #5285 from jix/abstract_initstates
2025-08-18 15:39:09 +02:00
equiv
equiv_simple: Avoid std::array
2025-08-08 12:37:38 +12:00
fsm
io: refactor string and file work into new unit
2025-03-19 13:43:42 +01:00
hierarchy
Reapply "Add groups to command reference"
2025-08-06 13:52:12 +12:00
memory
ast, read_verilog: ownership in AST, use C++ styles for parser and lexer
2025-08-11 13:34:10 +02:00
opt
Remove redundant construction of assign_map.
2025-08-17 23:34:11 +00:00
pmgen
Reapply "Add groups to command reference"
2025-08-06 13:52:12 +12:00
proc
Proc: Use selections consistently
2025-05-31 12:04:42 +12:00
sat
Reapply "Add groups to command reference"
2025-08-06 13:52:12 +12:00
techmap
Build FfInitVals for the entire module once and use it for every ABC run.
2025-08-14 22:29:51 +00:00
tests
test_cell: Add comment on $pmux
2025-08-12 10:57:59 +12:00
Powered by Gitea Version: 1.27.2 Page: 71ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API