Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
1c8f6f21b4e88ed58de5819054dee1ff9bcf2b82
yosys/backends
T
History
Clifford Wolf fa103e55ad Merge branch 'btor' of https://github.com/ahmedirfan1983/yosys
2014-01-26 02:29:19 +01:00
..
autotest
Fixed gentb_constant handling in autotest backend
2013-12-04 09:09:42 +01:00
blif
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
btor
root bug corrected
2014-01-25 19:33:24 +01:00
edif
Replaced RTLIL::Const::str with generic decoder method
2013-12-04 14:14:05 +01:00
ilang
Updated manual/command-reference-manual.tex
2013-12-28 12:14:47 +01:00
intersynth
beautified write_intersynth
2014-01-25 20:16:38 +01:00
spice
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
verilog
Added support for non-const === and !== (for miter circuits)
2013-12-27 14:20:15 +01:00
Powered by Gitea Version: 1.27.2 Page: 300ms Template: 80ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API