Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 11:18:31 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
1bf7a18fec76cf46a5b8710a75371e23b68d147d
yosys/passes/techmap
T
History
Clifford Wolf 1bf7a18fec Added module->ports
2014-08-14 16:22:52 +02:00
..
.gitignore
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
dfflibmap.cc
More cleanups related to RTLIL::IdString usage
2014-08-02 13:19:57 +02:00
extract.cc
Added module->ports
2014-08-14 16:22:52 +02:00
filterlib.cc
Moved dfflibmap from passes/dfflibmap to passes/techmap
2013-10-16 15:32:26 +02:00
hilomap.cc
Renamed port access function on RTLIL::Cell, added param access functions
2014-07-31 16:38:54 +02:00
iopadmap.cc
Renamed port access function on RTLIL::Cell, added param access functions
2014-07-31 16:38:54 +02:00
libparse.cc
Fixed dumping of timing() { .. } block in libparse
2014-03-09 15:16:07 +01:00
libparse.h
renamed LibertyParer to LibertyParser
2014-01-14 18:57:47 +01:00
Makefile.inc
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
simplemap.cc
More cleanups related to RTLIL::IdString usage
2014-08-02 13:19:57 +02:00
techmap.cc
Implemented recursive techmap
2014-08-03 12:40:43 +02:00
Powered by Gitea Version: 1.27.2 Page: 568ms Template: 18ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API