Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
1b00861d0a3bba0b609eecde504d8a4f2f9d973d
yosys/frontends
T
History
Clifford Wolf b171a4c1bc Added "inout" ports support to read_liberty
2014-07-16 18:12:46 +02:00
..
ast
changes in verilog frontend for new $mem/$memwr WR_EN interface
2014-07-16 12:49:50 +02:00
ilang
Fixed clang -Wdeprecated-register warnings
2014-04-20 14:28:23 +02:00
liberty
Added "inout" ports support to read_liberty
2014-07-16 18:12:46 +02:00
verific
Fixed mapping of Verific WIDE_DFFRS operator
2014-03-20 13:40:01 +01:00
verilog
fixed parsing of constant with comment between size and value
2014-07-02 06:27:04 +02:00
vhdl2verilog
Added passing of various options to vhdl2verilog
2014-07-12 10:02:39 +02:00
Powered by Gitea Version: 1.27.2 Page: 391ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API