yosys/tests/csa_tree/sub_all.v

7 lines
98 B
Verilog

module sub_all(
input [7:0] a, b, c, d,
output [7:0] y
);
assign y = a - b - c - d;
endmodule